This website has a privacy policy to protect your personal information. Please click "I agree" to indicate your consent to this website's privacy policy. For more information, please click here.

Taiwan Semiconductor Research Institute

  • 繁體中文
  • A-
  • A
  • A+
搜尋
  • About Us
    • Mission and Vision
      Milestones
      Director General
      Deputy Director General
      Former Director Generals
      Location
  • Member
    • Services Overview
      Member Registration
      Member Profile
      • Edit Profile
      • Change Password
      • Forgot Password
      • Forgot Account
      FAQ
      Customer Consulting System
      Billing System
  • Chip Implementation
    • Chip Implementation
      • Service Descriptions
      • Tape-out Schedule
      • Tape-out Guidelines
      • Tape-out Application
      • Test Report
      • Total Credit
      • FAQ
      • Tape-out Approval
      • Full-price Packaging/Back-end Dicing
      • Contact
      • Price List
      Process/Silicon Intellectual Property(SIP)
      • Process/SIP Introduction
      • Process/SIP Application
      • Legal Literacy Advocacy Test
      • Technical Data Download
      • Online Assessment of Information Security
      • Service Lab
      PCB/IPD/Flip Chip Implementation
      • PCB Process/Schedule/Contact
      • PCB Software/Technical Data
      • PCB Price List
      • PCB Fabricaiton Application
      • PCB Post-application Operation
      • IPD Process Fabrication
      • Full-price Flip-chip Assembly Fabrication
      Others
      • Design File Export
  • Fabrication
    • Equipment List (Hsinchu)
      Equipment List (Tainan)
      Price List
      User Self-service
      OEM Service
      Contact
  • Measurement
    • Measurement Booking
      • Booking System
      • Price List
      • User Self-service
      • FAQ
      • Contact
      Materials Analysis
      • Materials Analysis Services
      • Integrated Materials Analysis Services
      • TAF 17025 Testing Laboratory
      • Equipment List
      • Price List
      • Advanced Consultation
  • Training
    • Introduction
      List of Courses
      Chip Design Course Registration
      Manufacturing Course Registration
      Occupational Safety Training
  • Technology Promotion
    • Advanced Fabrication Technologies
      Chip Design Innovation
      Patents
      Technology Transfer
      Advanced Talent Cultivation Project
      Industry-academia Collaboration Project
  • Collaboration
    • Promotion Strategies
  • Information
    • Headlines
      Activities
      News
      Public Opinion
      Venue Rental
      Equipment Status
      Guided Tours
      Recruitment
      Tender Notice
      Payment Inquiry
  • Search
  • 繁體中文
  • Sitemap
Chip Implementation
  • Chip Implementation
    • Service Descriptions
    • Tape-out Schedule
    • Tape-out Guidelines
    • Tape-out Application
    • Test Report
    • Total Credit
    • FAQ
    • Tape-out Approval
    • Full-price Packaging/Back-end Dicing
    • Contact
    • Price List
  • Process/Silicon Intellectual Property(SIP)
    • Process/SIP Introduction
    • Process/SIP Application
    • Legal Literacy Advocacy Test
    • Technical Data Download
    • Online Assessment of Information Security
    • Service Lab
  • PCB/IPD/Flip Chip Implementation
    • PCB Process/Schedule/Contact
    • PCB Software/Technical Data
    • PCB Price List
    • PCB Fabrication Application
    • PCB Post-application Operation
    • IPD Process Fabrication
    • Full-price Flip-chip Assembly Fabrication
  • Others
    • Design File Export
Home Chip ImplementationPCB/IPD/Flip Chip ImplementationPCB Post-Application Operation
Print(Open New Window) facebook(Open New Window)

PCB Post-application Operation

Post-application Operation

1. DRC Verification
DRC: TSRI engineers perform the Design Rule Check (DRC) of PCB Gerber files.
DRC errors: If there are DRC errors, the engineers will contact the applicants, and request them to complete the layout modifications and re-upload the Gerber files within a specific deadline.
Fail to correct DRC errors: Applications that fail to complete the modifications within the specified deadline will not be accepted.

2. Sorting
Applications that pass the DRC check will be prioritized for processing based on the resources available at TSRI and the "PCB Partial-price Sorting Instructions" listed below.

3. PCB Delivery and Closure
Delivery:Once the application enters the sorting process and receives payment approval by the professor, TSRI will submit the application to PCB manufacturer for fabrication. After fabrication completion, the made PCBs will be delivered to the professor of applicant.

Case Closure:The case will be closed after the applicant pay the fee.

4. Fabrication Application Inquiry
Click the following link to inquire application details.
PCB Fabrication Application Web
 
5. Payment Approval
The professor may click the following link to approve payment.
Payment Approval
 
6. Payment Inquiry
The professor may click the following link to inquire payment details.
Payment Inquiry


PCB Partial-price Sorting Instructions


Sorting Rules
Rule 1:for different professors, PCB Total Credit, Large > Small
Rule 2:for the same professor, PCB Total Credit > Priority
Rule 3:There are only 2 applications allowed for each professor per round. If there is remaining area available, an additional round will be conducted until the available area is fully utilized.

Comments:
  • There is no limit of applications for each professor per Batch.
  • The purpose of Rule 3 is to prevent certain professors from dominating the application process and crowding out the fabrication opportunities for other professors.
  • We hope to optimize resource utilization and ensure that more students can access the PCB fabrication service.


1."PCB Total Credit" Definition

PCB Total Credit = Total Credit / PCB Unit Area No.

Total Credit: defined in "Guidelines and Instructions for submitting an application to advanced chip manufacturing" document IV.6 and IV.7.
The professor needs to register the published papers. 

PCB Unit Area No.:PCB Price List


2."Priority" Definition
Please consult your professor before filling in the Priority order.
Fill in numbers 1, 2,3, ... etc. (Priority order: 1 >2 >3 > …).
Fill in "Priority" field of the "PCB Fabrication Application Form".
Applications without a filled-in priority order will be processed in the last order.

Example: Sorting of different professors
Professor Total Credit PCB
Unit Area No.
PCB
Total Credit
Priority Final Fabrication Order
AA 0.2 2 0.10 1 1
BB 1.2 24 0.05 1 2


Example:Sorting of different students of the same professor
Professor CC's Total Credit =0.2. For the same process, and the same Batch, the students X,Y, and Z of Professor CC apply PCB Fabrication. The situation and Sorting results is shown in the following table:
Students Professor CC
Total Credit
PCB
Unit Area No.
PCB
Total Credit
Priority Final Fabrication Order
X 0.2 2 0.1 1 2
Y 0.2 2 0.1 2 3
Z 0.2 1 0.2 3 1

  • NIAR
  • Facebook
  • YouTube
  • Customer Consulting System
  • Privacy and Security Policy



Customer Service:tsri-cs@niar.org.tw ext:7610
  • Hsinchu Base
    No.26, Prosperity Road I, Hsinchu Science Park, Hsinchu 300091, Taiwan, R.O.C.
    TEL. +886-3-5773693FAX. +886-3-5713403
  • Tainan Base
    No.25, Xiaodong Road, Tainan City 704017, Taiwan, R.O.C.
    TEL. +886-6-2090160FAX. +886-6-2086669
  • NCKU Chimei Office
    7F, Chimei Building, Tzu-Chiang Campus, No.1, University Road, Tainan City 701401, Taiwan, R.O.C.
    TEL. +886-6-2087971FAX. +886-6-2089122
Copyright © 2025 Taiwan Semiconductor Research Institute, NIAR. All rights reserved. Facebook YouTube